Japan Proton Accelerator Research Complex aims at a megawatts-class proton accelerator facility. One of the promising solutions for increasing the beam power of the main ring is the converters of the main magnets with new ones for this upgrade. We have a plan to replace and develop the power converters of main magnets for this upgrade. According to develop the new power converter. We have developed a new control system for the new power converters. This control system consists of four parts: the current measuring device, the feedback control system, the gate pulse generator, and the slow control system. Considering a reproducibility in the mass production and the facilitation of the control algorithm, the digital control system is adopted. We will report the design of this control system and some test result with a new power converter for small quadrupole magnets.
I. INTRODUCTION
J APAN Proton Accelerator Research Complex (PARC) main ring (MR) is a high intensity proton synchrotron for the particle and nuclear physics. The proton beam is accelerated from 3 to 30 GeV in the MR and provided to experimental facilities [1] . The intensity of the extraction beam has reached 500 kW. However, We still need to increase the beam intensity to over a megawatts to maintain the international competitiveness. One of the promising solutions for increasing the beam power is to shorten the repetition period from current rating 2.48-1.3 s. For shorter repetition period, the driving current of electromagnets must be ramped up faster with higher voltage power converters. Consequently, we have planned to develop new power converters for the main magnets, such as bending, quadrupole, and sextupole magnets, and replace the present power converters with the new ones.
We need the power converters shown in Table I . Several identical power converters are also needed. In the J-PARC MR, both the tracking error and ripple of the power converters for the main magnets are required at a level of 100 ppm. For these requirements, we design new power converters which consist of our developed power units. This power unit is an insulatedgate bipolar transistors (IGBT) half-bridge circuit at 1700 V and 525 A for the rated voltage and current, respectively. The present design of new power converters for bending magnets and small quadrupole magnets is shown in Fig. 1 . For example, new power converter for the bending magnets have two series of ac/dc converters and six series of choppers. In addition, three ac/dc converters and three choppers are connected in parallel. On the other hand, new powerconverter for the small quadrupole magnets consists of only two parallels of ac/dc converters and choppers, which are not connected in series. Both of the ac/dc converter and the chopper require a control system which satisfies following requirements:
• summarizing alarms and failure protection; • real-time feedback control of a power converter with several monitors; • generating gate pulses for switching devices in the power units; • managing sequence of the power converter operation; • monitoring status from the host system via Ethernet; • applicable to various configurations of the power converters. We have developed the control system based on these requirements.
II. HARDWARE DESIGN
The controller consists of four main parts: the current measuring device, the feedback control system, the gate pulse generator for the IGBT in the power units, and the slow control system, whose rules are summarizing alarms, managing sequence, and failure protection, as shown in Fig. 2 . Analog components are included only in the current measuring device while the other three parts are purely digital.
At the first stage of the analog processing, the direct-current current transformer transforms the large output current into the small one at a ratio of 1200:1. The 1-burden resistor, which is on our developed 24-bit analog-to-digital converter board, changes the current signal to the voltage before the digitization. The details of our analog-to-digital converter board are described in [2] . For the precise current regulation, these analog devices are electrically isolated from the digital parts. These details are also described in [2] . In additions, our precise current regulation must be maintained for a long time because many accelerators are required to be continuously operated for several months. In such cases, the temperaturedependent variation in the burden resistance and the gain drift of the analog-to-digital converter must be taken into account. For this purpose, we developed the thermostatic chamber, which will be described in Section II-A.
Comparing the digitized output current with the reference, the feedback system calculates the duty cycles of the IGBT switches. The calculated duty cycles are converted to the IGBT gate pulses using the gate pulse generator. For both digital systems, we adopted the full field-programmable gate array (FPGA)-based design. In fact, many accelerators utilize several types of electrode magnets which require different power converters for their drivers in terms of their required current and voltage. Therefore, we must introduce several power converters, where the number of IGBT units connected in series or parallel is different. The FPGA-based system enables us to flexibly adapt the controllers to such different power converters. The details of these digital hardware will be described in Section II-B.
A. Temperature Control of the Analog-to-Digital Converter
The long-term stability of the current regulation is mainly affected by the thermal dependence of the burden resistor and the analog-to-digital conversion, whose thermal coefficients are 2.5 ppm/ • C and 2.0 ppm/ • C should be controlled within ±2.0 • C-2.5 • C to achieve at the stability of measured current less than 10 ppm. In addition, the temperature around the peripheral ICs on the analog-to-digital converter board should be also controlled to secure the stable output current measurement. Our developed thermostatic chamber consists of a thermally insulated chamber accommodating the analog-to-digital converter board, a thermoelectric device resistance thermometer (PT100) for measuring the temperature inside the thermostat chamber as shown in Fig. 3 . Since the energy dissipation of the burden resistor is the main source of heat, the Peltier module and PT100 are located just below the burden resistor.
In addition to the thermostatic chamber, we developed a Peltier controller only with analog devices, as shown in Fig. 4 . This is because the large and fast components of digital signals may adversely affect the current measurement in the chamber. For the same reason, we adopted linear dc regulators instead of switching regulators. In the controller, the Peltier module is driven by a power operational amplifier (LM12) through a proportional-integral (PI) controller which is designed with instrumentation amplifiers. The input of the PI controller is the measured temperature deviation from the reference which is obtained by the Wheatstone bridge. The reference temperature is determined by R REF . The reference temperature can be adjust with the variable resistor (RV). We actually checked the performance of the chamber by changing the environmental temperature from 30 • C to 40 • C. In this performance test, we prepared the available thermostatic chamber for controlling the environmental temperature. We check the 24-h stability with the three points of different environmental temperatures (30 • C, 35 • C, and 40 • C) with providing the ac current of 1 Hz and 2 A p−p to burden resistor inside the thermostatic chamber. As a result, the temperatures of the burden resistor and internal air were controlled within 2.0 • C and 2.5 • C, respectively.
B. Full FPGA-Based Controller
Two digital boards, which are the pattern generator board and the main control board shown in Fig. 2 , play main roles of the feedback system. As we will describe in Section IV, our power converter must regulate current with predetermined pulse shapes, which are iteratively modified to precisely match the particle acceleration. Therefore, the reference current and voltage for the feedback system are neither constants nor The pattern generator board [3] provides the digital references of the current and voltage to the main control board using their 20-bit parallel interface. The updates of these references are performed at a frequency of 96 kHz in the real time. For instance, a pulse shape with 1-s period requires 96 kilowords for one pattern. The reference patterns are stored in doubledata-rate3 synchronous dynamic RAM.
The main control board performs the real-time control to provide the duty cycles using the digitized measured current, reference patterns, and parameters such as feedback gains. The control algorithm will be described in Section III. The main part of this board is a breadboard on which an FPGA (Altera Cyclone IV E); double-data-rate2 synchronous dynamic RAM and serial flash-ROM are mounted. The firmware for the ac/dc converters and choppers as described in Section III is implemented in this FPGA. In addition, this main control board has a lot of general IO ports connecting the FPGA breadboard to realize these specifications as bellow. boards for receiving and sending high-frequency signals such as analog-to-digital converters and digital-to-analog converters, as shown in Fig. 5 . The digital interfaces to all daughter boards are electrically isolated using databus isolators so that noise transferred between different boards can be minimized. The 16-bit duty cycles, which are provided by the control boards, are transferred to the gate pulse generator. This has been designed based on versa module Eurocard (VME). The gate pulse generator, shown in Fig. 6 , consists of a VME crate, a board for receiving duty cycles from the control board (fanout board), and multiple pulsewidth modulation (PWM) boards which generate the gate pulses. These boards are inserted into the VME crate and communicate with each other through data buses on the backplane of the crate. There are two types of data buses called VME bus and user bus. The parameters of these boards, such as period of triangular waves used in the PWM boards, are modified via the VME bus. The duty cycles are distributed to the PWM boards through the fan-out board using the user bus. With modifying the number of PWM boards, the number of gate signals depending on the configuration of the power converter can be adjusted. In addition, this gate generator module has emergency gate closing function, called fast interlock system, by the direct detection of fast interlock signals from the power circuit. This fast interlock signal is an integrated signal of alarms such as overcurrent and overvoltage, which require immediate shutdowns of the power converter. This enables the controller to turn off all IGBTs within 10 μs after such emergency events.
C. Slow Control System
The alarms including the fast interlock system are also independently detected the digital input modules of a programmable logic controller [power line carrier (PLC), YOKO-GAWA FA-M3 series]. This PLC is located in the cubicle and acts as a slave with an optical link. The master PLC is integrated in the controller so that the controller can inform users of the individual alarms. The digital input modules of the slave also detect other alarms which do not require an immediate shutdown such as overtemperature alarms. These alarms are handled as software alarm by the master PLC.
III. SOFTWARE DESIGN OF THE CONTROLLER
In this section, the control algorithms for the ac/dc converter and chopper are separately described.
A. AC/DC Converter 1) Control of the DC Voltage and Power Factor:
The control algorithm of the ac/dc converter has been designed based on the mathematical model reported in [4] . This requires Fig. 7 . Measurements required by the controller for the ac/dc converter. seven measurements, which are the dc voltage (V dc ), threephase ac voltages (v u , v v , v w ) and currents (i u , i v , i w ) shown in Fig. 7. Fig. 8 shows the block diagram of the dc voltage feedback. The PI operation on the deviation of the dc voltage from its reference (V dc,ref ) is obtained as the reference of i d (i d,ref ) . i d is the d component of the ac input current. The measured i d and i q are obtained as
where i u , i v , and i w are the three-phase currents indicated in Fig. 7 and φ is the measured phase of the main grid obtained in the way described in Section III-A2. The measured i d and i q are used for the power factor control, as shown in Fig. 9 . In this case, the reference of the i q indicated as i q,ref in Fig. 9 is set to zero so that the power factor is controlled to be unity. The obtained d-q voltages indicated as v d and v q are converted into the three-phase voltages as ⎛
v u , v v , and v w in 2 are normalized by the dc voltage and used for the duties for the IGBT gate pulses of the ac/dc converter. f , L ac , and V rms mean the grid frequency [Hz], the inductance [H] of the ac reactor, and the rms voltage [V] of the secondary winding of the power transformer, respectively. Z −1 shown in Figs. 8 and 9 means a delay by one sample period. The sampling period for the feedback control of the ac/dc converter is 1 μs unless otherwise specified.
2) Grid Synchronization: The control of the ac/dc converter described in Section III-A1 involves measuring the phase of the main grid indicated as φ in (1) and (2) . For this purpose, we have adopted the phase-locked loop (PLL) technique reviewed in [5] and developed the Z -domain (discrete-time) algorithm so that the PLL function can be implemented in FPGA. Fig. 10 
where V 1st,rms is the rms voltage of the main grid. Using the measured phase φ, we can extract the deviation of φ from the reference φ ref as
For the calculation of sine and cosine functions, the algorithm called CORDIC [6] is adopted. Although CORDIC requires only addition, subtraction, bitshift, and table lookup, it involves iterative calculations. Therefore, the sampling period is changed from 1 μs to 20 ns only for CORDIC so that many iterations can be done within the sampling period of the feedback (1 μs). In our operation, the number of iterations is set to 11. The PI operator is applied to φ, and the result modulates the increment of the counter which corresponds to the measured phase φ. 
B. Chopper
The chopper control has been designed based on combination of the output current feedback with the PI control and the voltage feedforward, as shown in Fig. 11 . The output current for the feedback (I out ) is obtained by averaging two measured currents through two output terminals (I P , I N ) so that the common-mode component can be canceled. The current deviation (I), which is the subtraction of the current reference (I ref ) from I out , is used as the input of the PI controller. Adding the output of the PI controller to the voltage feed-forward reference (V LC ) yields the input of the choppers (V chop ) V LC can be iteratively modified until the measured current shape becomes the same as its reference pattern within the noise level. The details of this iterative learning control is already reported in [2] . At the final stage of the controller, normalizing V chop by the measured dc voltage (V dc shown in Fig. 8) gives the IGBT duty cycle, which is used as the input of PWM.
The sampling frequency of the chopper control is 96 kHz which is matched to the update rate of the reference patterns 
IV. EXPERIMENTAL RESULT
The developed control system is combined with a new power converter for small quadrupole magnets and tested.
The demonstration of the fast interlock system is shown in Fig. 12 . We confirmed that the gate pulses of IGBTs are turned off within 10 μs after a fast interlock signal is asserted. Fig. 13 shows the measured output current, voltage, and current deviation for the pattern operation which is a representative current pattern of the power converter in J-PARC MR. The maximum and minimum currents are set to 75 and 650 A. The ramping-up period corresponds the present beam acceleration period in the J-PARC MR operation. Also, the operation of this power converter for small quadrupole is demonstrated with 1.3-s repetition period shown in Fig. 14. The currents in ac line and ac voltage in phase U in operating with 1.3-s repetition for the demonstration of the power factor control are shown in Fig. 15 .
These results show that the new control system satisfies our requirement. In addition, the small quadrupole power converter combined with this control system is operating in the present accelerator operation at J-PARC MR. There are no fatal errors in past two years' operation.
V. CONCLUSION
A new control system of new power converter for main magnets in J-PARC MR was designed and has been successfully operated with new power converter for small quadrupole magnets with a representative J-PARC MR operation. We are ready to apply this control system to new power converters in production. Now, combined test with a new power converter for the bending magnets is ongoing.
